Click here for EDACafe
Search:
IP Search
  Home | EDA Weekly | Companies | Downloads | e-Catalog | IP | Interviews | Forums | News | Resources |  ItZnewz  |
  Free 25MB Email | Submit Material | Universities | Books & Courses | Events | Advertise | PCBCafe | Subscription |
Cadence
http://www.mentor.com/dsm/
DesignCon
 EDACafe  EDACafe resources: EDA News, EDA Jobs, EDA Presentations, EDA Newsgroups. The world of EDA is on EDACafe!

Mentor Graphics and Peking University Establish System-on-Chip Verification Training Center in China

WILSONVILLE, Ore.—(BUSINESS WIRE)—Dec. 9, 2003— Mentor Graphics Corporation (Nasdaq:MENT) and the Microprocessor Research and Development Center (MPRC) of Peking University (Beijing, China) today announced the opening of the first system-on-chip (SoC) verification training Center in China. The training facility focuses on training both domestic and overseas engineers to resolve the simulation and verification issues associated with ultra large-scale ASIC designs. Recognizing the essential nature of emulation technology in verifying multimillion gate SoC designs, the center is introducing the Mentor Graphics VStation(TM)PRO emulator, a product capable of modeling the performance of the largest ASIC designs in real-time. The center is accredited as the only training site in China to provide regular training on emulation technology.

"The new center for SoC Verification builds upon the past success we've had with products from Mentor Graphics," said Prof. Cheng Xu, director of the MPRC and member of the Integrated Circuit expert panel of the National High Technology Development Program (863 Program). "The Mentor Graphics emulation technology greatly bolsters the domestic capabilities for ASIC verification and through the center we will be able to train world-class engineering talent."

By collaborating with the MPRC on emulation technology, Mentor Graphics continues a long-standing technology relationship with the university. The MPRC has also applied design-for-test (DFT), IC physical verification, FPGA design and high-speed PCB tools for applications in areas including microprocessor design and verification to hardware and software co-design. The VStationPRO is the most advanced ASIC verification technology to be deployed by the center with the tool's ability to simulate and debug designs ranging from millions to tens of million of gates. The system is able to dramatically reduce the time spent verifying a device's performance.

"The SoC Verification Center significantly benefits the ASIC design community in not only China, but the rest of Asia," said Danny Perng, general manager, China region, Mentor Graphics. "Emulation breaks a key bottleneck in large ASIC designs and until now verification engineers have not had access to local training on this technology. We look forward to advancing new verification strategies throughout Asia so that companies can break through existing bottlenecks and get products to market even faster."

About the Microprocessor Research and Development Center of Peking University

The Microprocessor Research and Development Center is one of the key research centers in China, specializing in microprocessor architecture design, system-on-chip design and verification, embedded software and hardware/software co-design. The center has been commissioned for a number of key scientific research projects supported by the National No. 863 program, the National Natural Science Fund, the Electronics Development Fund of the Ministry of Information and the National Key Technology R&D program. The MPRC is recognized as the premier IC design development and training center in China and is credited with several microprocessor design achievements in the past 10 years.

About Mentor Graphics

Mentor Graphics Corporation (Nasdaq:MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $650 million and employs approximately 3,600 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777; Silicon Valley headquarters are located at 1001 Ridder Park Drive, San Jose, California 95131-2314. World Wide Web site: www.mentor.com.

Mentor Graphics is a registered trademark and VStation is a trademark of Mentor Graphics Corporation. All other company and/or product names are the trademarks and/or registered trademarks of their respective owners.



Contact:
Mentor Graphics
Marie-Dominique Picasso, +33 1 64 86 61 12
marie-dominque_picasso@mentor.com
or
Media Contact:
Weber Shandwick
Jeremiah Glodoveza, 310-407-6525
jglodoveza@webershandwick.com

http://www.mentor.com/dsm/
http://www.mentor.com/pcb/
http://www.mentor.com/dft/
Univ. of Phoenix Online!
DeVry Online Degrees!
Capella University!


Click here for Internet Business Systems Copyright 1994 - 2003, Internet Business Systems, Inc.
1-888-44-WEB-44 --- Contact us, or visit our other sites:
AECCafe  DCCCafe  CareersCafe  GISCafe  MCADCafe  PCBCafe